Inventors: Sandeep Bhatia U.S. Serial No.: To Be Assigned Filing Date: July 29, 2003 Docket No.: CA7034222001

1 of 3

SCAN CHAINS





FIG. 1




+ :ExOR gate

FIG. 2

Inventors: Sandeep Bhatia U.S. Serial No.: To Be Assigned Filing Date: July 29, 2003 Docket No.: CA7034222001

2 of 3



+ :ExOR gate

FIG. 3

Inventors: Sandeep Bhatia U.S. Serial No.: To Be Assigned Filing Date: July 29, 2003 Docket No.: CA7034222001

3 of 3



FOR EACH GROUP, EACH PIN OF THE GROUP IS LOGICALLY ASSOCIATED WITH EACH PIN OF THE OTHER GROUPS BY THE LINEAR MATRIX 420

A SCAN CHAIN IS GENERATED IN THE INTEGRATED CIRCUIT FOR EACH LOGICAL ASSOCIATION OF PINS 430

THE INPUT PINS OF THE INTEGRATED CIRCUIT TO BE TESTED RECEIVE SIGNALS FROM A TEST PATTERN GENERATOR 440

THE SIGNALS PASS THROUGH THE LINEAR MATRIX

450

FOR EACH LOGICAL ASSOCIATION OF PINS, THE MATRIX PERFORMS A LOGICAL OPERATION ON THE CORRESPONDING TEST SIGNALS RECEIVED BY THE PINS 460

THE RESULTS OF THE LOGICAL OPERATIONS
REPRESENT THE INPUT TEST VECTOR THAT IS
OUTPUT BY THE MATRIX TO DRIVE THE SCAN
CHAINS DURING THE TESTING OF THE
INTEGRATED CIRCUIT
470

FIG. 4